OpenVera

The topic of this article may not meet Wikipedia's notability guidelines for products and services. Please help to demonstrate the notability of the topic by citing reliable secondary sources that are independent of the topic and provide significant coverage of it beyond a mere trivial mention. If notability cannot be shown, the article is likely to be merged, redirected, or deleted. Find sources: "OpenVera" – news · newspapers · books · scholar · JSTOR (April 2021) (Learn how and when to remove this message)

This article relies largely or entirely on a single source. Relevant discussion may be found on the talk page. Please help improve this article by introducing citations to additional sources. Find sources: "OpenVera" – news · newspapers · books · scholar · JSTOR (April 2024)

OpenVera was a hardware verification language developed by System Science and acquired by Synopsys.

See also

• e (verification language)
• SystemVerilog

References

1. ^ "Synopsys Acquires Systems Science, Inc". 24 July 1998.

v t e Programmable logic
Concepts	ASIC SoC FPGA Logic block CPLD EPLD PLA PAL GAL PSoC Reconfigurable computing Xputer Soft microprocessor Circuit underutilization High-level synthesis Hardware acceleration
Languages	Verilog A AMS VHDL AMS VITAL SystemVerilog DPI SystemC AHDL Handel-C Lola PSL UPF PALASM ABEL CUPL OpenVera C to HDL Flow to HDL MyHDL ELLA Chisel
Companies	Accellera Achronix AMD Aldec Arm Cadence Infineon Intel Lattice Microchip Technology NXP Siemens Synopsys Texas Instruments
Products	Hardware iCE Stratix Virtex Software Intel Quartus Prime Xilinx ISE Vivado ModelSim VTR Simulators Intellectual property Proprietary ARC ARM Cortex-M LEON LatticeMico8 MicroBlaze PicoBlaze Nios Nios II Open-source JOP LatticeMico32 OpenCores OpenRISC 1200 Power ISA Libre-SOC Microwatt RISC-V Zet

This computing article is a stub. You can help Wikipedia by expanding it.

• v
• t
• e